An Approach to Switching Activity Consideration During High-Level, Low Power Design Space Exploration

Russell Henning and Chaitali Chakrabarti

Department of Electrical Engineering
Arizona State University
Tempe, AZ 85287-5706
Ph: (480) 965-9516
Fax: (480) 965-8325
rhenning@asu.edu, chaitali@asu.edu

Abstract

A novel approach is introduced that exploits characteristics of fixed-point, two’s complement data in order to reduce power consumption related to switching activity. This approach is based on an intuitive switching activity model that captures the most essential data characteristics with statistical parameters. The approach is embodied in a heuristic that uses the model to systematically reduce switching activity of interconnect between datapath units. The perspective provided by the model and heuristic allows efficient and intuitive high-level design space exploration. This approach is demonstrated through an example of high-level design space exploration for a low power processor dedicated to implementing the IS-54 vector-sum excited linear predictive (VSELP) speech codec. Application of the heuristic results in up to 56% activity reduction at high energy locations in the datapath and estimated processor power reduction of about 15% on average during encoding compared to an obvious implementation.

---

1This work was supported in part by a Motorola SABA grant and in part by the NSF/SIUCRC Center for Low Power Electronics.
1 Introduction

In early development of an application specific VLSI system, power reduction opportunities abound. These include opportunities at the algorithm level, architecture level, circuit level, and process level [1], [2]. However, one opportunity that is seldom adequately considered is switching activity-related power reduction. Activity-related power reduction potential must be exploited during high-level design space exploration, or else it will likely be lost as the design space is narrowed down. The lack of an intuitive method for accomplishing this task is a substantial barrier to this power reduction technique’s acceptance.

Existing methods that take switching activity into account, generate an entire low power data path (functional units, registers, interconnect, buses, etc.) for a given CDFG [3], [4], [5]. However, a more global approach is needed that first identifies where data characteristics have the most potential for exploitation in an entire application and then focuses design exploration on this potential.

To better aid designers in exploiting activity-related power reduction opportunities, this paper first introduces a novel activity model based on four statistical parameters that are related to essential characteristics of fixed-point, two’s complement data. Then, a heuristic is presented for intuitively applying this model to achieve significant power reduction during high-level design space exploration. Even though the methods used for reducing power consumption are not new, this new view allows opportunities to be taken advantage of in a more efficient and understandable manner while reducing the chance that important design alternatives will be missed.

The framework under which the model and heuristic are demonstrated is high-level design space exploration for an IS-54 vector-sum excited linear predictive (VSELP) speech codec [6]. The design space exploration process illustrated here considers constraints such as real-time encoding capability, acceptable speech quality, reasonable design and implementation complexity, low area, and, more importantly, low power. The first step is algorithm design exploration where power is saved by choosing the way in which data will be represented. The next step is architecture design exploration where a datapath consisting of two pipelined multipliers and two adders is chosen to speed execution of the algorithm, allowing power consumption to be reduced through supply voltage reduction. The third step is scheduling and allocation exploration where activity
related power reduction is achieved by exploiting data characteristics. The heuristic and switching activity model are used to guide this step. Due to application of the heuristic alone, it is estimated that about 15% average power reduction can be achieved during encoding compared to an obvious implementation of the VSELP codec. Activity is reduced by up to 56% at high energy locations in the datapath.

Thus, there are four main contributions of this paper:

- An intuitive new model that relates data characteristics to switching activity of datapath interconnect is presented.

- A heuristic that uses the model to significantly reduce activity-related power consumption is introduced and demonstrated.

- This new method is integrated with other power saving techniques into a high-level design space exploration example for a VSELP speech codec.

- Novel, low power implementations for the most computationally intensive modules in the encoder are found and described.

The rest of the paper is organized as follows. Section 2 describes the new activity model and how it is applied through the heuristic to accomplish high-level, low power design space exploration in an efficient and intuitive manner. Section 3 demonstrates application of the heuristic with a VSELP speech codec design exploration example. Section 4 concludes the paper.

2 Power Reduction Approach

In a typical static CMOS datapath, the nodes where transition activity can most affect power consumption are inputs to functional units, inputs to memory units, and the pathways that carry data between these units (datapath interconnect). Datapath interconnect can significantly affect overall power consumption when it has large capacitance. Similarly, inputs to functional or memory units can have large effective capacitance due to the dependence of node activity inside a unit on activity at its inputs.

For datapath interconnect, it is usually sufficient to reduce average activity for each bit of a multi-bit path to reduce its power consumption. While the relationship between switching activity
at inputs of a functional unit or memory unit and switching activity of nodes inside the unit is not as easily understood, there are methods for estimating power inside units having specific structures based on activity of input/output nodes \cite{7}, \cite{8}. Power can be significantly reduced inside a functional or memory unit by reducing activity at particular inputs according to this type of characterization.

However, it is not enough to be able to estimate the effect activity of a particular design choice has on power consumption. This is because, for a typical sized design, it is very computationally expensive to test all design possibilities to find the one with lowest power consumption. Therefore, a good strategy is required to quickly and accurately narrow down design choices. The foundation of our strategy is a model that relates data characteristics to activity such that the causes of activity can be well understood with little effort.

Existing high-level design techniques that consciously try to reduce transition activity do not consider data characteristics. The most basic ones simulate all possible scheduling and allocation choices \cite{3}, \cite{9}. Thus, these methods are too computationally expensive for narrowing down a typical large design space. Others attempt to reduce the complexity by looking at a few choices, one control step at a time, thereby potentially excluding good designs \cite{10}, \cite{11}.

Existing work in data characterization, for the most part, has been geared towards illustrating and addressing special cases \cite{12}-\cite{16}. There are only a couple models that practically relate data characteristics to transition activity in general. Others, discussed in \cite{17}-\cite{19}, are limited by difficulty of use or constraining assumptions.

One of the more practical models is the Dual Bit Type (DBT) model \cite{7},\cite{14} which uses probabilistic parameters to characterize the data-related activity. This model was developed to determine ranges for two types of activity that can be used to estimate power consumption inside certain functional units. The main benefit of the DBT model is its ability to parameterize power estimates using fewer parameters than activity estimates for each bit of a multi-bit node. However, while the utility of this model has been successfully demonstrated for high-level power estimation, it does not appear to be well suited for use in making high-level design decisions for a number of reasons \cite{20}. Most importantly, characterizing data in terms of probabilistic parameters (mean, variance, and correlation coefficient) clouds intuitive relationships between data and activity, making design
decisions difficult. The DBT model also has trouble capturing relationships for certain types of data like slowly varying, nonstationary, or truncated data.

A new model based on statistical parameters related to practical methods for reducing activity-related power consumption addresses these problems and appears to be more suitable for high-level design space exploration than the DBT model. This method was originally proposed by the authors in [21]. At the word-level, scaled, truncated, and/or slowly varying data are easily related to the model’s parameters, which are in turn easily related to average activity at the bit-level through the model. As a result, this new model allows high-level design decisions to be made based on the intuitive relationship between its parameters and activity estimates, rather than more accurate but more difficult to find power estimates provided by the DBT model. The new parameters can in many cases be estimated from knowledge of the algorithm. Additionally, slowly varying, nonstationary, or truncated data are characterized better with this model than the DBT model. The reader is referred to [20] for more detailed comparison of the models. In the rest of this section, this new model is described, and a heuristic for applying it to efficiently reduce significant power consumption is introduced.

2.1 Switching Activity Model

In [21] three main types of fixed-point, two’s complement data are identified that can significantly affect 0 → 1 transition activity of interconnect between datapath functional units. The first type is characterized by a significant amount of sign extension evident in consecutive words appearing at a multi-bit node. The second type tends to result when consecutive words differ by a very small magnitude. The third type has consecutive words that are significantly truncated.

To understand the effect these types of data can have on power consumption, [21] proposes the use of four basic parameters. These parameters are very intuitive, because they are derived from the simple case of a single word transition at a multi-bit node. The simplicity of these parameters make relationships between input and output parameters for functional units easier to understand. The single-transition versions of these parameters will be developed first, followed by multiple transition parameters. A model that relates these parameters to activity will then be given.

To derive the first single-transition parameter, sign bits must be defined. Sign bits are consecutive bits following the most significant bit of a fixed-point, two’s complement value that are the
Figure 1: Transition between (a) two positive 16-bit values and (b) a positive and a negative 16-bit value.

same as the most significant bit. For example, the five most significant bits (MSBs) of the positive 16-bit number 0000011010010000 are sign bits, as are the four MSBs of the negative 16-bit number 1111001100110000.

The first single-transition parameter is the number of intersecting sign (IS) bits between the two values involved in the transition. This parameter is the number of consecutive bits of a multi-bit node, beginning with the most significant bit, that make the same transition as the most significant bit. Two examples of single transitions are shown in Figure 1. Each transition shows consecutive binary values occurring at a 16-bit node driven by glitch-free static CMOS circuitry. The binary numbers are fixed-point, two’s complement representations of decimal values between -1 and 1 (also shown in Figure 1). For the transition in Figure 1a, the number of IS bits is five, while in Figure 1b, it is four.

To characterize the effect of significant sign bit-related activity in a single transition, identification of the sign transition is the next step. As can be seen in Figure 1b, if the sign transition is + → −, all the IS bits will consume power in that transition. If the single transition is anything else, they will not consume power. So, the second single-transition parameter is just a flag that is 1 for a + → − transition and 0 for any other transition.

The third single-transition parameter deals with truncation. For a single binary number, define truncation bits as the consecutive bits beginning with the least significant bit (LSB) that are zero. For instance, the number of truncation bits in Figure 1a is four in the previous value and is three in the current value. Similar to sign bits, the single-transition parameter associated with truncation bits is the number of intersecting truncation (IT) bits between consecutive node values. This parameter is defined as the minimum of the number of truncation bits in the two values involved in the transition. In Figure 1a, the number of IT bits is three. In Figure 1b, it is four. The property
of IT bits that relates them to significant power reduction is they all make $0 \rightarrow 0$ transitions. They never make power consuming $0 \rightarrow 1$ transitions.

The final single-transition parameter attempts to characterize data bits, which include all other bits of a value that are not sign or truncation bits. In Figure 1a, the previous value has seven data bits and the current value has eight data bits. The single-transition parameter associated with data bits is the number of consecutive matching data (CMD) bits between consecutive node values. This parameter is defined as the number of consecutive data bits that match in value and position between the two values involved in a transition beginning with the most significant data bit of both values. In Figure 1a, the number of CMD bits is four, whereas in Figure 1b, it is zero. The property of CMD bits that relates them to significant power reduction is they all make $0 \rightarrow 0$ or $1 \rightarrow 1$ transitions. They never make power consuming $0 \rightarrow 1$ transitions.

With all the single transition parameters defined, multiple transition parameters are found by simply averaging each of the single-transition parameters over multiple transitions. The resulting parameters are denoted $\alpha_{OS}$, $n_{IS}$, $n_{CMD}$, and $n_{IT}$. $\alpha_{OS}$ is the fraction of transitions that are opposite sign ($+ \rightarrow -$ or $- \rightarrow +$) transitions. Thus $\alpha_{OS}$ is approximately two times the single transition parameter averaged over all transitions. $n_{IS}$ is the average number of IS bits per transition. $n_{CMD}$ is the average number of CMD bits per transition. $n_{IT}$ is the average number of IT bits per transition.

Because it is known approximately what fraction of the time each classification of bits makes a $0 \rightarrow 1$ transition, these parameters can be used to estimate $\alpha_{0 \rightarrow 1}$, the average $0 \rightarrow 1$ transition activity per bit on an $N$-bit node. (In terms of Average Hamming Distance (AHD), $\alpha_{0 \rightarrow 1} \approx \frac{1}{2N}$ AHD.) IS bits make $0 \rightarrow 1$ transitions approximately $\frac{1}{2} \alpha_{OS}$ of the time. CMD and IT bits never make $0 \rightarrow 1$ transitions. It can be reasonably assumed that most of the remaining bits make $0 \rightarrow 1$ transitions $\frac{1}{4}$ of the time, because the bit values involved in the transitions are completely independent. Since the average number of these remaining bits is $N - n_{IS} - n_{CMD} - n_{IT}$, $\alpha_{0 \rightarrow 1}$ can be modeled as

$$\hat{\alpha}_{0 \rightarrow 1} = \frac{1}{N} \left[ \frac{1}{4}(N - n_{IS} - n_{CMD} - n_{IT}) + \frac{1}{2} \alpha_{OS} n_{IS} \right] + \frac{\text{error}}{N} \quad (1)$$

The error term in this equation is usually due to a breakdown of the assumption that the unclassified bits encounter equally likely transitions. This typically occurs because bits that should
be unclassified are classified as IS, CMD, or IT bits during transitions where they look like IS, CMD, or IT bits. The error term can be estimated depending on the particular data stream being characterized. However, a good general estimate has been found to be 0.29.

In what follows, the way in which these parameters can be used to reduce switching activity will be illustrated with examples. First, special attention will be paid to sign bits, because they often require the most creative scheduling and allocation to exploit. Then, after introducing a new design heuristic based on this model, examples will be used to show how all the exploitable types of data presented in this section can be taken advantage of in the VSELP codec design.

2.2 Power Reduction through Exploitation of Sign Bit Characteristics

For simplicity, assume \(n_{CMD}\) and \(n_{IT}\) are not significant. We can then come up with a model that relates the parameters that characterize sign bit activity, \(\alpha_{OS}\) and \(n_{IS}\), to the average \(0 \rightarrow 1\) transition activity per bit of an N-bit node:

\[
\alpha_{0 \rightarrow 1} = \frac{1}{N} \left[ \frac{1}{4} (N - n_{IS}) + \frac{1}{2} \alpha_{OS} n_{IS} \right]
\]

Figure 2 gives a graphical interpretation of this model. It shows that activity is directly proportional to \(\alpha_{OS}\). However, the slope of this relationship is proportional to \(n_{IS}\). If \(n_{IS}\) is very low, \(\alpha_{OS}\) has almost no effect on activity. By the same respect, if \(\alpha_{OS} \approx 0.5\), the value of \(n_{IS}\) has almost no effect on power consumption. In both of these cases, \(\alpha_{0 \rightarrow 1} \approx 0.25\), which we call the nominal activity level.

When data is identified that could potentially have large \(n_{IS}\), judicious scheduling and allocation can result in significant activity reductions. For example, take three vectors, \(L[]\), \(H[]\), and \(N[]\), of 16-bit fixed-point, two's complement data, each with \(n_{IS} \approx \frac{N}{2}\). No other significant relationships exist between consecutive words in these arrays except that \(L[]\) has low \(\alpha_{OS}\), \(H[]\) has high \(\alpha_{OS}\), and \(N[]\) has \(\alpha_{OS} \approx 0.5\) (which corresponds to nominal \(\alpha_{0 \rightarrow 1}\)). In addition, assume that the same bus has been allocated to all of the data and no significant relationship exists between the arrays \(L[]\), \(H[]\), and \(N[]\).

Examples of some interesting scheduling possibilities along with the resulting \(\alpha_{0 \rightarrow 1}\) for the bus are shown in Table 1. Cases 1-3 show the effect of the different levels of \(\alpha_{OS}\) on activity between consecutive array values. Cases 4 and 5 show that by breaking an array of high \(\alpha_{OS}\) values into an
Figure 2: Estimated activity vs. opposite sign transition activity as the average number of intersecting sign bits varies.
<table>
<thead>
<tr>
<th>Case</th>
<th>Scheduled Order for a Single 16-bit Bus</th>
<th>α₀→₁</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>N₀,N₁,N₂, ...</td>
<td>Nominal</td>
</tr>
<tr>
<td>2</td>
<td>L₀,L₁,L₂, ...</td>
<td>Low</td>
</tr>
<tr>
<td>3</td>
<td>H₀,H₁,H₂, ...</td>
<td>High</td>
</tr>
<tr>
<td>4</td>
<td>H₀,H₂,H₄, ...</td>
<td>Low</td>
</tr>
<tr>
<td>5</td>
<td>H₁,H₃,H₅, ...</td>
<td>Low</td>
</tr>
<tr>
<td>6</td>
<td>H₀,N₀,H₁,N₁,H₂,N₂, ...</td>
<td>Nominal</td>
</tr>
<tr>
<td>7</td>
<td>L₀,H₀,L₁,H₁,L₂,H₂, ...</td>
<td>Nominal</td>
</tr>
<tr>
<td>8</td>
<td>L₀,L₁,H₀,H₁,L₂,L₃,H₂,H₃,L₄,L₅,H₄,H₅, ...</td>
<td>Nominal</td>
</tr>
<tr>
<td>9</td>
<td>L₀,H₀,L₁,H₂,L₂,H₄, ...</td>
<td>High or low over extended periods</td>
</tr>
<tr>
<td>10</td>
<td>L₀,L₁,H₀,H₂,L₂,L₃,H₄,H₆,L₄,L₅,H₈,H₁₀, ...</td>
<td>Low or nominal over extended periods</td>
</tr>
<tr>
<td>11</td>
<td>L₀,L₁,H₀,H₂,L₂,L₃,H₁,H₃,L₄,L₅,H₄,H₆, ...</td>
<td>Low but greater than Case 2</td>
</tr>
</tbody>
</table>

Table 1: Interesting scheduling options for three data streams allocated to the same bus

array of even elements and an array of odd elements, the new arrays will actually have low α₀ₛ, which can result in low α₀→₁.

Case 6 in Table 1 shows that if nominal α₀ₛ data is scheduled between high α₀ₛ data, α₀→₁ will become nominal, or approximately 0.25. This schedule can be an effective way of reducing activity associated with a high α₀ₛ array, if the array cannot be split into its even and odd elements. Cases 7 and 8, on the other hand, show less desirable ways of reducing high α₀ₛ, because the potential for lowering α₀→₁ even more by exploiting the low α₀ₛ of the L[i] array is lost.

The last three cases are interesting because they deal with two unrelated sets containing low α₀ₛ data. If the designer has a good idea of when low α₀ₛ is due to + → + transitions in both streams being considered and when it is due to − → − transitions, finding a low activity schedule is straightforward. If not, interleaving values from the two different sets can lead to high or low α₀ₛ over extended periods of time.

Obviously, Table 1 does not represent all possible scheduling possibilities. However, by characterizing data in terms of the activity model parameters, it is possible to find a low power design without directly considering all possibilities.
2.3 Heuristic

Up to now, general information about how data affects activity in the data path has been given. Since this information is in a form that is very intuitive, activity at datapath interconnect can be predicted and understood with great ease in many cases. As a result, this new type of information can be used as a tool to help guide high-level design space exploration. A general heuristic is given below for using the model to reduce significant power consumption through switching activity reduction.

1. Determine approximately how much and where in the architecture and algorithm activity-related power reduction would be significant to the design

2. Do transformations where prudent
   
   (a) Consider independently executable blocks of code as one
   
   (b) Perform loop unrolling

3. Identify significant amounts of three key types of data in the algorithm being implemented
   
   (a) Data with significant numbers of truncation bits
   
   (b) Data with significant numbers of sign bits
   
   (c) Data with slowly varying values

4. Identify significance of following sources of switching reduction and interactions between them (i.e. how certain options result in or take away other opportunities), but beware of control overhead and complexity of design/implementation associated with complicated scheduling and allocation
   
   (a) Scheduling and allocation options that result in the highest value for $n_{IT}$ at the highest capacitance nodes
   
   (b) Scheduling and allocation options that result in the highest value for $n_{IS}$ when $\alpha_{OS}$ is low at the highest capacitance nodes

10
(c) Scheduling and allocation options that result in the lowest value for $n_{IS}$ when $\alpha_{OS}$ is high at the highest capacitance nodes

(d) Scheduling and allocation options that result in the highest value for $n_{CMD}$ at the highest capacitance nodes

5. Choose best design in terms of expected energy reduction, low control overhead, and low complexity of design/implementation

6. Validate that the final design choice lowers activity as expected

The efficiency of this heuristic results, first of all, from determining what is meant by significant switching activity reduction. Activity reduction may only be significant at high capacitance nodes such as memory buses and inputs to certain functional units. In addition, it is important to know how much activity reduction at each of these nodes is significant. This threshold can vary depending on the constraints of the design.

Another key to the heuristic's efficiency is that the three types of data that typically result in significant activity reduction are identified in significant amounts (Step 3). This step quickly narrows down the design space to regions where significant opportunities have the best chance to exist. Both the quantity of data flowing through a high capacitance node and the ability to affect the activity of that data are important. Even though power reduction through activity reduction is an additive process, it is usually worth attempting to exploit the largest groups of data first to reach power reduction goals quickly.

Finally, scheduling and allocation is efficient in this heuristic because only four parameters must be considered that are directly related to the data characteristics identified in Step 3. It is recommended that scheduling and allocation options be identified (if they exist) in the order shown in step 4, because techniques higher in this list tend to have greater potential to propagate reduced switching activity opportunities to other parts of the design. Opportunities to propagate activity reduction should be identified and exploited wherever feasible as part of this process. However, control overhead and complexity of design/implementation must be considered before choosing any complicated scheduling and allocation option.
3 VSELP Codec Example

Next, an example of high-level design space exploration will be presented for the IS-54 VSELP speech codec. All three steps of the exploration process are considered in order to reach the point where the new activity-related power reduction approach can be applied. First, the VSELP speech encoding algorithm is briefly introduced, and data representations for the algorithm are selected to reduce power consumption while sacrificing minimal speech quality. Then, design exploration for the processor architecture is described. Finally, the new heuristic is applied to accomplish low power scheduling and allocation in an efficient and intuitive manner. The importance of Step 2 of the heuristic, i.e. transformations, is specifically addressed during this final step of the exploration process.

3.1 Algorithm Design Exploration

Figure 3 shows a block diagram of the IS-54 VSELP speech encoding algorithm. It uses an analysis by synthesis process to do parametric, block coding of 8 kHz sampled, 8 bit speech samples at 8 kb/s, a compression ratio of 8:1. Blocks are frames of 160 samples, so frames must be compressed
at a rate of 20 ms/frame to keep up with real-time speech sample generation. For background on speech coding, refer to [22]. A description of the entire IS-54 VSELP speech codec is given in [23].

Algorithm design exploration is the first step in the high-level design space exploration process. Precision and range of data types in the VSELP algorithm can be reduced in this step. There are several benefits of doing this. First, computations are simplified, in general, so that less complex functional units that consume less power and execute faster can be used. Second, storage and interconnect bandwidth requirements are reduced for smaller data types, resulting in less area and power consumed by memory units and datapath interconnect. Finally, as discussed previously, certain data characteristics can be exploited to reduce switching during scheduling and allocation if lower precision data is represented by fixed-point, two’s complement data types.

Based on speech fidelity measurements, the data types and operations chosen for this design of the VSELP encoder are summarized in Table 2. This algorithm design for the VSELP speech encoder calls mostly for 16 bit fixed point data types: 16x16 bit fixed point multiplications and between 16 and 32 bit fixed point accumulation. Accumulation must be done in 16, 24 and 32 bit precision to maintain fidelity in the processed speech signal. Floating point values are represented with a data type having a 16 bit mantissa and 16 bit exponent to allow implementation on a 16 bit data path. High precision, 31X31 bit multiplications are implemented with 16X16 bit multiplications and control.

The basic requirements of the data path and controller are defined by the algorithm design. While the design calls for mostly 16 bit fixed point multiplications and 16 to 32 bit fixed point additions, it must also support 31 bit fixed point multiplication, 16 bit fixed point square root and division, 32 bit floating point data types and operations, as well as scaling of fixed point values. Such a design can essentially be implemented with a 16 bit data path consisting of a 16X16 bit fixed point multiplier, a 32 bit fixed point adder, and a 32 bit shifter. Increased control complexity is required to execute operations of greater complexity (e.g. 32 bit floating point additions) on this data path. However, the low frequency with which such operations must be executed justifies microcoded implementation.

Data memory requirements are also provided by the algorithm design. All data can be stored in 16 bit memory locations with 32 bit fixed or floating point values stored in two 16 bit memory
<table>
<thead>
<tr>
<th>Module</th>
<th>Operations Used</th>
</tr>
</thead>
<tbody>
<tr>
<td>Chebychev HPF</td>
<td>16X31 and 31X31 bit fixed point multiplication, 32 bit fixed point accumulation, fixed point value scaling</td>
</tr>
<tr>
<td>Covariance matrix generation</td>
<td>16X16 bit fixed point multiplication, 32 bit fixed point accumulation, fixed point value scaling</td>
</tr>
<tr>
<td>Frame energy generation</td>
<td>16 bit fixed point square root, fixed point value scaling</td>
</tr>
<tr>
<td>Spectral smoothing</td>
<td>16X16 bit fixed point multiplication, fixed point value scaling</td>
</tr>
<tr>
<td>FLAT</td>
<td>16X16 bit fixed point multiplication, 16 bit fixed point division, 32 bit fixed point accumulation</td>
</tr>
<tr>
<td>Prediction coefficient</td>
<td>generation 16X16 bit fixed point multiplication, 32 bit fixed point accumulation, fixed point value scaling</td>
</tr>
<tr>
<td>Interpolation</td>
<td>16X16 bit fixed point multiplication, 16 bit fixed point division, 16 bit fixed point square root, 32 bit fixed point accumulation, fixed point value scaling</td>
</tr>
<tr>
<td>Weighting filter</td>
<td>16X16 bit fixed point multiplication, 32 bit fixed point accumulation</td>
</tr>
<tr>
<td>Lag search</td>
<td>16X16 bit fixed point multiplication, 16 bit fixed point accumulation, 32 bit fixed point accumulation</td>
</tr>
<tr>
<td>Codebook 1 search</td>
<td>16X16 bit fixed point multiplication, 16 bit fixed point division, 16 bit fixed point accumulation, fixed point value scaling</td>
</tr>
<tr>
<td>Codebook 2 search</td>
<td>16X16 bit fixed point multiplication, 16 bit fixed point division, 16 bit fixed point accumulation, fixed point value scaling</td>
</tr>
<tr>
<td>Gain codebook search</td>
<td>16X16 bit fixed point multiplication, 32X32 bit floating point multiplication, 16 bit floating point division, 16 bit floating point square root, 32 bit fixed point accumulation, 32 bit floating point accumulation</td>
</tr>
<tr>
<td>Synthesis filter</td>
<td>16X16 bit fixed point multiplication, 32 bit fixed point accumulation</td>
</tr>
<tr>
<td>Long term filter state</td>
<td>storage Memory accesses only</td>
</tr>
<tr>
<td>Parameter transmission</td>
<td>16X16 bit fixed point multiplication, 32X32 bit floating point multiplication, 32 bit fixed point accumulation, fixed point value scaling</td>
</tr>
</tbody>
</table>

Table 2: Operations used in algorithm design broken down module by module
locations. Total RAM required is 1024 words based on memory access calculations in [24]. ROM is estimated to be 512 words based on fixed data such as quantization tables. With memory, datapath, and control specifications in place, the next step in the high-level design space exploration process, architecture design exploration, can be taken.

3.2 Architecture Design Exploration

The specifications from algorithm design exploration are used to select a low power data path and method of control that achieve the required throughput for real-time use. Supply voltage reduction is the focal point of power reduction in this step. (Much of the low voltage, data path design that follows is based on [24].) However, the architecture design also affects achievable activity-related power reduction.

3.2.1 Supply Voltage Reduction

Data path design for the VSELP speech encoder is most influenced by the fact that multiply-accumulate operations dominate the algorithm. A 16X16 bit Baugh-Wooley array multiplier and 32 bit carry look-ahead adder have been selected for the 16 bit data path specified by the algorithm design. It is assumed that the 16X16 bit Baugh-Wooley multiplier has a latency less than 60 ns and the 32 bit carry look-ahead adder has a latency less than 15 ns for 5 V supply voltage and
<table>
<thead>
<tr>
<th>Module</th>
<th>16x16 bit multiplications per frame</th>
<th>Execution time per frame (ms)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Chebychev HPF</td>
<td>4160</td>
<td>0.3588</td>
</tr>
<tr>
<td>Covariance matrix generation</td>
<td>1870</td>
<td>0.1613</td>
</tr>
<tr>
<td>Frame energy generation</td>
<td>0</td>
<td>0.0000</td>
</tr>
<tr>
<td>Spectral smoothing</td>
<td>66</td>
<td>0.0057</td>
</tr>
<tr>
<td>FLAT</td>
<td>2574</td>
<td>0.2220</td>
</tr>
<tr>
<td>Prediction coefficient generation</td>
<td>55</td>
<td>0.0047</td>
</tr>
<tr>
<td>Interpolation</td>
<td>471</td>
<td>0.0406</td>
</tr>
<tr>
<td>Weighting filter</td>
<td>4800</td>
<td>0.4140</td>
</tr>
<tr>
<td>Lag search</td>
<td>46400</td>
<td>4.0020</td>
</tr>
<tr>
<td>Codebook 1 search</td>
<td>27280</td>
<td>2.3529</td>
</tr>
<tr>
<td>Codebook 2 search</td>
<td>28560</td>
<td>2.4633</td>
</tr>
<tr>
<td>Gain codebook search</td>
<td>10172</td>
<td>0.8773</td>
</tr>
<tr>
<td>Synthesis filter</td>
<td>30400</td>
<td>2.6220</td>
</tr>
<tr>
<td>Long term filter state storage</td>
<td>0</td>
<td>0.0000</td>
</tr>
<tr>
<td>Parameter transmission</td>
<td>2092</td>
<td>0.1804</td>
</tr>
<tr>
<td>All modules</td>
<td>158900</td>
<td>13.7051</td>
</tr>
</tbody>
</table>

Table 3: Time estimate and number of 16x16 bit multiplications used per frame in IS-54 VSELP speech encoder design broken down by module

0.7 V threshold voltage. However, the targets for this design are a 1.1 V supply voltage and a 0.5 V threshold voltage. For such a reduction in supply voltage and threshold voltage, these latency limits scale to approximately 688 ns for the multiplier and 172 ns for the adder [1]. From the algorithm design, it is approximated that at most 158,900, 16X16 bit fixed point multiplications must be performed to encode one frame of speech. The number of multiplications broken down by module is shown in Table 2. Therefore, with \( V_{dd} = 1.1 \text{V} \), multiplier throughput must be increased by more than a factor of five for the algorithm to execute within the 20 ms per frame requirement of IS-54.

Because the structure of the Baugh-Wooley multiplier allows it to be pipelined to four levels of approximately equal latencies, it is possible to make its pipeline latency equivalent to the latency of an adder, 172 ns. While this feature enables the throughput of a multiplier to be increased by a factor of 4, including two multipliers pipelined to four levels increases throughput by a factor of 8. This speed-up should provide adequate slack for real-time operation, since algorithm dependencies prevent all 15,900 multiplications from being calculated with maximum efficiency.
Finally, additions must be executed quickly enough during multiply-accumulate computations to allow the multipliers to execute near full capacity. The majority of multiply-accumulate functions require 24 or 32 bit accumulation which is handled with two 32-bit adders in the data path, one for each multiplier. In addition to high throughput, multiple accumulation paths also allow activity to be better reduced at adder inputs, as will be seen in the scheduling and allocation examples.

### 3.2.2 Additional Features of the Data Path

A block diagram of the VSELP speech codec design is shown in Figure 2. Interconnect has not been completely specified yet, because it should be used conservatively based on the needs of scheduling and allocation which are identified later in the design process. This architecture design provides power savings in a number of ways in addition to increased throughput of multiplication and addition operations.

By supporting independent buses that connect multiple memory blocks to the data path, multiple reads and writes can be scheduled during the same clock cycle. In addition, data characteristics can be exploited to reduce switching on memory buses during scheduling of memory reads and writes.

The use of a power hungry register file has been avoided by allowing operands to be loaded to functional unit inputs directly from memory and functional unit outputs to be stored directly to memory. Statically scheduled bypassing even allows functional unit outputs to be routed to functional unit inputs during multiply accumulate operations. The registers that would normally be found in a register file are instead distributed over the data path. Only four general purpose registers are included in the data path. The registers at the inputs of the functional units provide more register storage and a method of disallowing switching in idle data path elements.

Registers at the inputs of adders and multipliers as well as the pipeline registers in the multipliers have a clock signal input with a period of 172 ns. The barrel shifter, memory accesses, and register accesses are all assumed to take less than 86 ns to execute at a supply voltage of 1.1 V. Therefore, another clock signal with a period of 86 ns is supplied for these functions to take advantage of their speed.
### Table 4: Area estimates for the data path

<table>
<thead>
<tr>
<th>Data path Component</th>
<th>Area estimate (sq mm)</th>
<th>Number</th>
<th>Total area (sq mm)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Pipelined Multiplier</td>
<td>0.242791155</td>
<td>2</td>
<td>0.48558231</td>
</tr>
<tr>
<td>CLA</td>
<td>0.0833247</td>
<td>2</td>
<td>0.1666494</td>
</tr>
<tr>
<td>Barrel Shifter</td>
<td>0.11243988</td>
<td>1</td>
<td>0.11243988</td>
</tr>
<tr>
<td>256X16 bit Memory</td>
<td>0.56538519</td>
<td>6</td>
<td>3.3923111</td>
</tr>
<tr>
<td>Entire Data Path</td>
<td></td>
<td></td>
<td>4.15698269</td>
</tr>
</tbody>
</table>

#### 3.2.3 Control

A VLIW-based control scheme is recommended for the architecture design to support parallel execution of instructions in a power conscious manner. The reason for this recommendation is complex scheduling and allocation (which exploit parallelism) can be done at compile time rather than at run time when they can cost significant power. The functional units, namely, the multipliers, adders, registers, and barrel shifter are controlled by dedicated instruction streams that are derived from one very long instruction word stream. The instruction word length has an upper bound of 184 bits. This figure is derived assuming all data path outputs and inputs are allowed to connect with one another and all control signals are stored rather than generated at run time. However, as mentioned previously, conservation of connections should be sought unless there is significant justification for not doing so. VLIW instructions can also be compressed to reduce program memory requirements and then decompressed during decoding.

#### 3.2.4 Execution-Time, Area, and Power Estimates

Given the architecture design shown in Figure 2, the time for a frame of speech to be encoded by the VSELP algorithm is broken down by module in Table 2. This table shows that the encoder architecture is capable of processing speech frames in about 13.7 ms, which is well within the 20 ms requirement of the standard. The area for the data path of the processor is estimated to be 4.16 $mm^2$ for Motorola’s 0.5 micron, 5 metal technology. This estimate results from the data shown in Table 3. Assuming control and interconnect require an additional 30% of the data path area, the processor area is estimated to be approximately 5.41 $mm^2$. 

18
<table>
<thead>
<tr>
<th>Data Path Component</th>
<th>Power Consumption ($\mu$W for $q_{0 \rightarrow 1} = 25%$)</th>
<th>Number</th>
<th>% time active</th>
<th>Overall Consumption ($\mu$W)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Pipelined Multiplier</td>
<td>5777.22</td>
<td>2</td>
<td>100</td>
<td>11554.44</td>
</tr>
<tr>
<td>CLA</td>
<td>1321.60</td>
<td>2</td>
<td>100</td>
<td>2643.20</td>
</tr>
<tr>
<td>Barrel Shifter</td>
<td>969.60</td>
<td>1</td>
<td>25</td>
<td>242.4</td>
</tr>
<tr>
<td>Register</td>
<td>257.40</td>
<td>16</td>
<td>75</td>
<td>3088.80</td>
</tr>
<tr>
<td>10:1, 16 bit Mux</td>
<td>451.45</td>
<td>12</td>
<td>100</td>
<td>5417.40</td>
</tr>
<tr>
<td>4:1, 16 bit Mux</td>
<td>180.58</td>
<td>4</td>
<td>100</td>
<td>722.32</td>
</tr>
<tr>
<td>256X16 bit Memory</td>
<td>5352.10</td>
<td>6</td>
<td>33</td>
<td>10597.16</td>
</tr>
<tr>
<td>Entire Data Path</td>
<td></td>
<td></td>
<td></td>
<td>34265.72</td>
</tr>
</tbody>
</table>

Table 5: Power estimates for the datapath

The data path power estimate is obtained by estimating the power consumed by the individual components in the data path. Table 4 shows the estimate for the power consumption of each component, the number of components in the data path, and the percentage of execution time the components are active while the processor is encoding a single speech frame. The value for each component includes a power estimate for the interconnect leading to the inputs of the component. This additional power is most significant for the memory modules, where 50% of power consumed is due to the memory buses. A conservative transition activity factor of 25% throughout the data path is assumed (this corresponds to all possible word transitions being equally likely). As will be discussed further shortly, the VSELP data path design supports scheduling and allocation that can exploit the data characteristics to reduce activity well below 25%.

Though power estimation is being done for designs where control power is significant [16], the VLIW controller is not well defined at this point. As a rough estimate, the assumption has been made that the controller requires an additional 20% of the power consumed in the data path. This assumption gives an average power consumption of about 41 mW while the encoder is executing.

In the processor data path, switching costs are most substantial for multipliers and memory. Based on Landman’s total effective capacitance model and example of capacitive coefficients for an array multiplier [7], it is reasonable to estimate that 80% of the multiplier power consumption estimate in Table 4 is directly proportional to activity. For example, if $q_{0 \rightarrow 1}$ for multiplier inputs is 10% below 0.25, multiplier power will be reduced by 8% on average. As for the memory itself,
reducing accesses (a special case of activity reduction) saves a great deal of power. However, as mentioned previously, 50% of the memory power consumption estimate in Table 4 is due to memory bus capacitance being switched at $\alpha_{0 \rightarrow 1} = 25\%$. Thus, a 10% reduction in this activity will result in a 5% reduction in power. Next, it is shown how average power consumption of these components can be significantly reduced through application of the activity-related power reduction heuristic to scheduling and allocation exploration.

3.3 Scheduling and Allocation Exploration

With the basic architecture design defined, the algorithm can be mapped onto hardware by specifying controller behavior. The goals of doing scheduling and allocation are to minimize activity-related power consumption throughout the data path and meet the throughput requirement of the speech codec. These goals can be met by taking advantage of instruction-level parallelism (ILP) to speed execution of the algorithm and data characteristics to reduce transition activity.

In the rest of this section, key places to look for opportunities in source code to exploit data characteristics during scheduling and allocation are covered. A technique that guarantees an optimal solution is not presented in this paper. However, it is shown through the VSELP codec example that using the activity-related power reduction heuristic to narrow down the design space to a small number of good candidate designs can result in significant power reduction. The importance of Step 2 of the heuristic, i.e. transformations, is specifically focussed on.

The most computation intensive portions of the VSELP codec are the lag and codebook searches performed at the encoder. These modules account for 64% of the multiplications in the encoder, and thus represent one of the best opportunities to reduce overall power consumption with a small amount of design. This information partially satisfies Step 1 of the heuristic, because it identifies where in the VSELP algorithm power reduction could be significant to the entire application. Note, however, that the heuristic is still needed to determine whether or not there is potential to achieve significant activity-related power reduction in these modules.

The basic form of the expensive processing that takes place during a lag or codebook search is shown below in terms of C code:

```c
for(i = 0; i < N; i++)
{
```
\[ g_{i} = 0; \]
\[
\text{for} (j = 0; j < M; j++)
\]
\[
g_{i} = g_{i} + b[i][j]*b[i][j];
\]
\[ c_{i} = 0; \]
\[
\text{for} (j = 0; j < M; j++)
\]
\[
c_{i} = c_{i} + s_{i}[j]*b[i][j];
\]

The reason so much processing is required for this computation is \( N \) and \( M \) are typically quite large, resulting in \( 2MN \) multiply-accumulate (MAC) operations per speech subframe.

If the code is stepped through sequentially and an attempt is made only to exploit the parallelism of the architecture, one of the most obvious ways to map these operations onto the VSELP codec architecture is shown in Figure 5 for one iteration of the \( i \) loop. All of the multiplications corresponding to even \( j \) indices are done by one multiplier, while all of the odd \( j \)-indexed multiplications are done by the other. In the figure, \( b_{e}[] \) and \( s_{e}[] \) are vectors of even \( j \)-indexed \( b[i][j] \) and \( s[i][j] \) values, respectively. Similarly, \( b_{o}[] \) and \( s_{o}[] \) are vectors of the odd values. The loop that calculates \( g_{i}[] \) is computed first, followed by the \( c[i] \) loop. Model parameter values \( (\alpha_{OS}, n_{IS}, n_{CMD}, n_{IT}) \) and \( \alpha_{0\rightarrow1} \) resulting during Lag Search processing for a standard phonetically balanced speech segment are shown in the table included in Figure 5. Results for Codebook 1 and Codebook 2 Search processing are similar. The speech segment used is a male speaker uttering “Card games are fun to play.” Other standard phonetically balanced speech segments from male and female subjects were
tested as well and yielded similar characteristics.

The activity data in this table shows lower than nominal activity for all nodes. A significant number of intersecting sign bits exist between consecutive values on all nodes due to downscaling introduced to avoid overflows during accumulation. The nature of the data is such that opposite sign activity is low for all nodes. Significant activity reduction at nodes 3, 4, 7, and 8 is due to truncation that is performed at the output of the multiplier to make the result only 24 bits wide. While these are nice results, they hint that activity and, more importantly, power can be further reduced by more thoughtful scheduling and allocation using the heuristic.

To complete the first step of the activity-related power reduction heuristic, it is necessary to determine how much activity-related power reduction is significant for this part of the design. Assume that an average power reduction of 10% or more during encoding, compared to the case where the obvious implementation discussed above is employed, is considered significant. Since the lag and codebook searches use about 64% of the multiplications and the elements that influence power consumption the most are multipliers and memory (see Table 4), it may be possible to achieve the 10% reduction by only considering these datapath elements. Multipliers and memory account for approximately 50% of overall power consumption in the obvious implementation of the lag and codebook searches. Thus, their combined power consumption would have to be reduced by about 31% to achieve the 10% average power reduction for the encoder (31%*50%*64%≈10%).

3.3.1 Power Reduction through Exploitation of Data Characteristics in Straight-Line Code

Next, the importance of performing transformations to achieve activity reduction (Step 2) will be demonstrated by first applying the heuristic to the source code without any transformations. Significant power reduction can typically be achieved when judicious scheduling and allocation is done for straight-line code contained within a loop, simply because the computation is repeated multiple times during execution. There are two independent straight-line code segments in this example:

\[ g[i] = g[i] + b[i][j] \cdot b[i][j]; \]

and

\[ c[i] = c[i] + s[j] \cdot b[i][j]; \]
The functionality of both of these segments is the same, so only the g[i] segment will be discussed.

In the straight-line code for the g[i] loop, there are two opportunities for activity reduction. First, the two values being multiplied are identical. This is a special case of data varying so slowly that it does not change at all (Step 3c of the heuristic). To significantly reduce switching activity in this case (Step 4 of the heuristic), two different buses should not be used to load the multiplier inputs from memory. The VSELP architecture design should instead allow the same memory bus value to be accessed by both multiplier inputs, so that only one memory read, over one memory bus, is really required. In essence, Steps 4b and 4d of the heuristic have been applied here, because during these operations, transitions no longer occur on the memory bus that is no longer used. In a simulation of Lag Search computation using the same speech segment as was used for the obvious implementation simulation, memory bus activity was reduced with this implementation by almost 26% compared to the obvious implementation. As an added benefit, 1/4 as many memory reads were performed. Thus, average power consumption of memory during lag and codebook searches is expected to be reduced by about 25% compared to the obvious implementation. This is a very good result, but only provides about a 13% reduction in power for these searches compared to the obvious implementation.

The second opportunity for activity reduction applies to adder inputs and has little effect on the power reduction goal for the lag and codebook searches. However, it will be considered here for the sake of demonstrating the usefulness of the heuristic. This activity reduction opportunity results from the observation that the difference between consecutive g[i] values is the result of a squaring operation. This result is always positive and contains a significant number of sign bits to avoid overflows during accumulation. As a result, g[i] values will vary slowly, and consecutive g[i] values will always make same sign transitions (Steps 3b and 3c of the heuristic). Therefore, consecutive g[i] values should be stored in the same register (Steps 4b and 4d of the heuristic). For the c[i] computation, the same effect will occur, except that there will be some opposite sign transition activity due to the fact that two different values are being multiplied in that loop, rather than a single value being squared.

Figure 6 shows a new implementation that exploits this second opportunity for activity reduction for the g[i] and c[i] computations. Model parameter values and $a_{0 \rightarrow 1}$ resulting from the same
speech signal input and Lag Search computation as for the obvious implementation are shown in the table in Figure 6. Such information allows expected activity reduction to be validated (Step 6 of the heuristic). This implementation does not add intermediate multiplication results before accumulation like the obvious implementation did. (Note, however, that once all even and odd indexed values are accumulated separately, the results must be added together to get the final values of $g[i]$ and $c[i]$.) As a result, activity at the inputs of the adders is reduced on average by about 5% compared to the obvious implementation, but significant reduction in power is not achieved because adder power consumption is already quite low.

The almost 13% reduction in average multiplication and memory power during lag and codebook searches achieved by consideration of straight-line code that inherently exists in the algorithm is impressive but still less than half of the power reduction goal. Thus, by itself, this reduction is not worth the effort. This is precisely why opportunities must also be considered outside of loop boundaries (Step 2 of the heuristic), as will be demonstrated next.

### 3.3.2 Power Reduction through Loop Unrolling

Similar to ILP exploitation, data characteristic exploitation opportunities can many times be identified from source code by using loop unrolling to increase the amount of straight-line code. Consider the $g[i]$ loop again unrolled by a factor of two (Step 2b of the heuristic). The C code for this case is shown below.

```c
    g[i]=0;
    for(j = 0; j < M; j+ = 2)
```

<table>
<thead>
<tr>
<th>Node</th>
<th>$\alpha_{0\rightarrow1}$</th>
<th>$\alpha_{OS}$</th>
<th>$n_{IS}$</th>
<th>$n_{CMD}$</th>
<th>$n_{IT}$</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>0.2008</td>
<td>0.2174</td>
<td>5.7208</td>
<td>0.6507</td>
<td>0.3606</td>
</tr>
<tr>
<td>2</td>
<td>0.1895</td>
<td>0.2458</td>
<td>6.1849</td>
<td>0.6502</td>
<td>1.2441</td>
</tr>
<tr>
<td>3</td>
<td>0.1320</td>
<td>0.1673</td>
<td>11.8017</td>
<td>0.3679</td>
<td>8.0175</td>
</tr>
<tr>
<td>4</td>
<td>0.1163</td>
<td>0.0471</td>
<td>9.0525</td>
<td>2.5637</td>
<td>7.9077</td>
</tr>
<tr>
<td>5</td>
<td>0.2009</td>
<td>0.2199</td>
<td>5.7576</td>
<td>0.6372</td>
<td>0.3776</td>
</tr>
<tr>
<td>6</td>
<td>0.1894</td>
<td>0.2449</td>
<td>6.1906</td>
<td>0.6522</td>
<td>1.2556</td>
</tr>
<tr>
<td>7</td>
<td>0.1318</td>
<td>0.1684</td>
<td>11.8705</td>
<td>0.3593</td>
<td>8.0274</td>
</tr>
<tr>
<td>8</td>
<td>0.1164</td>
<td>0.0504</td>
<td>9.1991</td>
<td>2.4753</td>
<td>7.9187</td>
</tr>
</tbody>
</table>
\begin{table}[ht]
\centering
\begin{tabular}{|c|c|c|c|c|}
\hline
Node & $\alpha_{0\rightarrow 1}$ & $\alpha_{OS}$ & $n_{IS}$ & $n_{CMD}$ & $n_{RT}$ \\
\hline
1 & 0.1836 & 0.1510 & 5.9941 & 0.8735 & 0.4119 \\
2 & 0.1705 & 0.1677 & 6.3973 & 0.9079 & 1.2554 \\
3 & 0.1208 & 0.1219 & 12.3021 & 0.5164 & 7.9691 \\
4 & 0.1140 & 0.0440 & 9.8502 & 2.0316 & 7.8823 \\
5 & 0.1876 & 0.1473 & 5.7797 & 0.9312 & 0.3438 \\
6 & 0.1733 & 0.1662 & 6.2604 & 0.9263 & 1.2370 \\
7 & 0.1232 & 0.1208 & 11.8851 & 0.5429 & 8.0277 \\
8 & 0.1153 & 0.0331 & 8.7967 & 2.6886 & 7.9265 \\
\hline
\end{tabular}
\caption{Scheduling and allocation choice made by considering unrolled loops}
\end{table}

\begin{equation}
\begin{aligned}
g[i] &= g[i] + b[i][j]*b[i][j]; \\
g[i] &= g[i] + b[i][j+1]*b[i][j+1];
\end{aligned}
\end{equation}

In this form, it can be seen quite easily that consecutive multiplications involve consecutive values from the b array, b[i][j] and b[i][j+1]. It can be determined either from the algorithm or simulation that these array elements tend to have low $\alpha_{OS}$ and significantly high $n_{IS}$ (Step 3b of the heuristic). These characteristics are basically due to lowpass filtering and scaling. As a result, allocating the same multiplier to as many consecutive multiplications as possible will reduce activity at the inputs of that multiplier (Step 4b of the heuristic).

An implementation that accomplishes this is shown in Figure 7 for a single iteration of the i loop. The table in Figure 7 shows analysis parameters for this implementation resulting from Lag Search computation with the same sample speech signal again. In this figure, the $b_{lo[]}$ and $s_{lo[]}$ vectors are the lower M/2 j-indexed elements of b[i][j] and s[j], respectively, and the $b_{hi[]}$ and $s_{hi[]}$ vectors are the upper M/2 j-indexed elements of b[i][j] and s[j], respectively.

In this new implementation, activity is reduced at multiplier inputs by about 8% compared to the obvious implementation considered previously. As a result, average power consumption of multipliers during lag and codebook searches is now expected to be reduced by about 6% compared to the obvious implementation, while memory power consumption is reduced by about 28%. Thus, about 17% reduction in power consumption of multipliers and memory for these searches compared
to the obvious implementation is now estimated.

Propagation of the reduced multiplier input activity results in activity reduction at other nodes in this implementation. However, this activity reduction does not have a significant impact on power, once again, because it affects adder inputs. For the sake of further demonstrating the capabilities of the heuristic, these reductions will be mentioned briefly. Multiplier output activity is reduced by about 7%. This reduction is due to reduced \( a_{OS} \) and significantly high \( n_{IS} \) at both inputs of each multiplier when computing \( c[i] \) and that signs of the two multiplier inputs have no strong relationship with each other (Step 3b of the heuristic). Since the same multiplier is used for consecutive calculations, \( a_{OS} \) is low and \( n_{IS} \) is high at the output of the multiplier (Step 4b of the heuristic). The reduction at the multiplier outputs, coupled with the reduction achieved previously by exploiting data characteristics of straight-line code results in a 9% decrease in activity at adder inputs compared to the obvious implementation.

By performing loop unrolling, power consumption of multipliers and memory for lag and codebook searches has been reduced compared to the straight-line implementation. However, substantial additional reduction is still required to meet the power reduction goal of 31%. As is shown next, consideration of independently executable blocks of code as well (Step 2a of the heuristic) can achieve this goal.

**3.3.3 Power Reduction through Parallel Execution of Independent Blocks**

In addition to identifying data characteristics in straight-line code of unrolled loops, it is important to identify data relationships between independently executable blocks of source code (Step 2a of the heuristic). Consider the case where both the \( g[i] \) and \( c[i] \) calculation loops are combined and unrolled by a factor of two:

\[
\text{for}(i = 0; i < N; i + +) \\
\{ \\
g[i]=0; \\
c[i]=0; \\
\text{for}(j = 0; j < M; j + +) \\
\{ \\
g[i]=g[i]+b[i][j]*b[i][j]; \\
\}
\]

26
Figure 8: Scheduling and allocation choice made by considering independent blocks

\[g[i]=g[i]+b[i][j+1]*b[i][j];\]
\[c[i]=c[i]+s[j]*b[i][j];\]
\[c[i]=c[i]+s[j+1]*b[i][j+1];\]
\[g[i]=g[i]+b[i][j+1]*b[i][j+1];\]

In this form, it can be seen by inspection that the same iteration of \(g[i]\) and \(c[i]\) calculations involve the same \(b[i][j]\) value (Steps 3b and 3c of the heuristic). As a result, if these calculations are performed consecutively using the same multiplier, activity at one of the inputs can be significantly reduced, because the same \(b[i][j]\) value will be used (Steps 4b and 4d of the heuristic). By storing this value at the input register to the multiplier, rather than reading it from memory twice, power is further reduced. However, the real trick to taking advantage of this reduction is keeping activity on the other multiplier input low. This can be accomplished by performing the MAC operations in the following order:

\[g[i]=g[i]+b[i][j]*b[i][j];\]
\[c[i]=c[i]+s[j]*b[i][j];\]
\[c[i]=c[i]+s[j+1]*b[i][j+1];\]
\[g[i]=g[i]+b[i][j+1]*b[i][j+1];\]

The corresponding implementation is shown in Figure 8. Here, the first four pairs of inputs
are shown for each multiplier with the very first inputs appearing at the bottom of the list. The schedules for Nodes 2 and 6 take advantage of the high $n_{IS}$ (Step 3b of the heuristic) and lower $\alpha_{OS}$ between consecutive values in the $s[]$ vector to keep average activity relatively low (Step 4b of the heuristic). The table of parameters resulting from Lag Search computation with the same sample speech signal again is included in Figure 8 (Step 6 of the heuristic). If $b[]$ and $s[]$ values were instead alternated at these nodes, activity would be near 0.25 instead of 0.21, because there would be no relationship between signs of consecutive values.

From the parameter table, it can be seen that average activity is reduced by almost 23% at multiplier inputs compared to the obvious implementation. Even more impressive is that average memory bus activity is reduced by almost 56% due to the same activity reductions achieved at Nodes 1 and 5. In addition, only half as many memory reads are required by this implementation as the obvious implementation.

The few tradeoffs associated with this implementation, are expected to be insignificant. One tradeoff is that activity at the outputs of the multipliers is actually larger for this implementation than the version that resulted from loop unrolling alone. Control is slightly more complicated due to the demultiplexing that must go on to accumulate $c[i]$ and $g[i]$ values with separate adders. Activity reduction at the adder inputs is only about 5% compared with the 9% reduction achieved with the design based on loop unrolling only.

With the implementation in Figure 8, average power consumption of memory and multipliers for the lag and codebook searches is estimated to be almost 35% less than the obvious implementation. This reduction is better than the 31% power reduction goal, making it a good design choice (Step 5 of the heuristic). Average power consumption during encoding is estimated to be only 34.9 mW with this design, an almost 11% decrease compared to the case where the obvious implementation is employed. This significant reduction was achieved because the entire activity-related power reduction heuristic was applied, including independently executable block consideration and loop unrolling (Step 2 of the heuristic). By application of the heuristic to the Synthesis Filter (the next most computation intensive module in the encoder) estimated average power consumption of about 32.9 mW during encoding can be achieved. As a result, power reduction of about 15% on average, compared to an obvious implementation, is possible by applying the heuristic to the most
4 Conclusions

This paper presents a systematic new approach to reducing switching activity-related power consumption. At the core of this technique is a new model that relates switching activity of datapath interconnect to characteristics of fixed-point, two’s complement data. This model, based on four practical parameters, is more intuitive and general than previous models. An activity-related power reduction heuristic based on the model is presented, and its ability to guide high-level, low power design space exploration is demonstrated. The heuristic aids in determining how activity reduction can significantly reduce power consumption and in efficiently finding such opportunities. Application of this heuristic to an IS-54 VSELP speech codec design example results in up to 56% activity reduction at high energy locations in the datapath and estimated power reduction of about 15% on average during encoding. Thus, using the new model and heuristic in the manner presented here, it is expected that similar designs could efficiently achieve activity-related power reduction of this magnitude as well.

References


List of Figures

1. Transition between (a) two positive 16-bit values and (b) a positive and a negative 16-bit value. .......................................................... 5
2. Estimated activity vs. opposite sign transition activity as the average number of intersecting sign bits varies. ............................................. 8
3. Block diagram of IS-54 VSELP Speech Encoder ........................................ 12
4. Block diagram of the processor .............................................................. 15
5. Scheduling and allocation choice made without activity consideration .......... 21
6. Scheduling and allocation choice made by considering straight-line code ........ 24
7. Scheduling and allocation choice made by considering unrolled loops .......... 25
8. Scheduling and allocation choice made by considering independent blocks ........ 27
List of Tables

1  Interesting scheduling options for three data streams allocated to the same bus . . . 9
2  Operations used in algorithm design broken down module by module . . . . . . . 14
3  Time estimate and number of 16x16 bit multiplications used per frame in IS-54
VSELP speech encoder design broken down by module . . . . . . . . . . . . . . . . 16
4  Area estimates for the data path . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18
5  Power estimates for the datapath . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19