Presentations

Home
Presentations
3D simulation
Optimized FinFET
10nm FINFET
10nm DGFET
Our team

 

The following invited talks were given on the CBR method recently:

1. 13th Advanced Heterostructures and Nanostructures Workshop (AHNW), Hawaii, USA (Dec. 7-12, 2008). “Quantum confinement of gate carriers and nano-scale transistor performance”,
D. Mamaluy.
Presentations\AHNW2008.ppt

2. National Institute of Standards and Technology (Gaithersburg, MD), June 8th, 2007.
"Approaching optimal characteristics of 10 nm Devices: a Quantum Transport Simulation Study of Si FinFET using CBR simulator",
D. Mamaluy (invited speaker), Hasanur Khan, Dragica Vasileska.
Presentations\Presentation_NIST_SHORT.ppt

3. Freescale Semiconductor Inc. (Tempe/Chandler, AZ), September 29, 2006,
"Efficient modeling of quantum transport in nano-devices"
, D. Mamaluy (invited speaker), H. Khan, D. Vasileska
Presentations\CBR for Freescale.ppt

4. Second International Conference on Transport Phenomena in Micro and Nanodevices, Barga, Italy, June 11-15 2006.
"Self-consistent Treatment of Quantum Transport in 10-nm FinFET Devices Using CBR Method", D. Mamaluy
Presentations\FinFET.ppt

5. Synopsys Inc. (Mountain View, CA), April 28-29, 2005.
“3D Quantum Transport Simulator for the Next Generation Devices”
, D. Mamaluy (invited speaker).
Two days of invited lectures at Synopsys Inc. (http://www.synopsys.com/)
Presentations\CBR part1.ppt
Presentations\CBR part2.ppt

6. IEEE IWCE-10, Purdue University, October 24 – 27, 2004. “Self-Consistent Contact Block Reduction Method for Ballistic Nanodevices”, D. Mamaluy (invited speaker), M. Sabathil, D. Vasileska, P. Vogl (http://www.iwce.nanohub.org/pgm_qt2.htm)
Presentations\CBR_IWCE10.ppt

 

Home | Presentations | 3D simulation | Optimized FinFET | 10nm FINFET | 10nm DGFET | Our team

This site was last updated 05/24/10