Propagation Delay

write KCL at output node

output load modelled as a capacitance

\[ V_{IN}(V) \]

Transient Delays

\[ V_{out} = V_{in} \]

\[ V_{out}(V) \]

NMOS enters saturation mode

NMOS enters linear mode

\[ t_{ns} \]